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Abstract. The Gm-C technique is extensively used for continuous-time filtering applications because it results
in tunable, wideband and compact designs. In this paper, an OTA architecture using a novel bulk-input differential
pair without the use of a tail current source is proposed. Good CMRR is still achieved by using the gate terminal
to control the total current in the differential pair, via the use of a dummy pair. The OTA also exhibits a wide
differential input range and good Gm-tunability. For this design, two standard double-poly double-metal CMOS
processes were investigated: a 0.8 µm process having a nominal threshold voltage of around 0.7 V and a 0.35 µm
process having a nominal threshold voltage of 0.5 V. Simulation results are presented for both designs while test
results are presented, for the OTA, implemented using the 0.8 µm process, used in a second order cochlea low-pass
filter.
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1. Introduction
OTAs are a fundamental building block in analog
signal processing applications and in particular in
Gm-C filters. Low voltage operation is an important
issue due to low power consumption requirements
in battery operated applications and also for com-
patibility with today’s low supply voltages used for
digital applications [1]. A low voltage OTA is thus
proposed here, with particular application to Gm-C
filters, although other applications could include op
amps and automatic gain control circuits. The concept
of using the bulk terminal of an MOS device as input
in a differential pair has already been explored [2–4];
however, these schemes still utilize a tail current
source. A further reduction in the supply voltage
requirement is achieved here via the elimination of the
tail current source, thus reducing the supply voltage
requirement by around 0.2 V, without compromising
the common mode rejection ratio (CMRR).
2. Implementation
Figure 1(a) shows a conventional differential input
stage, where the common mode input range is (VDSsat4−
|VTP|) to (VDD − |VDSsat3| − |VGS1|), where VDSsat4 is
the saturation voltage for IB2. Taking a supply voltage
of 0.9 V, VT = 0.7 V and VDSsat = 0.1 V, the input
range would be −0.6 to 0 V. This means that the OTA
is not suitable for Gm-C filters, since it is not possible
to provide the required voltage shift between one stage
and another.
The circuit shown in Fig. 1(b) provides a solution
to this problem since the input is applied to the bulk
and therefore the common mode input range is only
limited by the leakage current through the drain-bulk
and source-bulk diodes, which effectively amounts
to a common mode input range of 0.3 to 0.9 V.
The minimum supply voltage for this input stage is
VDSsat5+VGS1, where VDSsat5 is the saturation voltage of
IB1, thus allowing operation down to a supply voltage
of 0.9 V. In Fig. 1(b), M1-M4 are matched. M1-M2 form
a dummy pair which mirrors the operation of M3-M4.
In this configuration, I1 + I2 is kept constant and equal
to IB1, by controlling the gate voltage: in this way, the
current I3 + I4 is also kept equal to IB1, which ensures
an adequate CMRR. Considering a single-ended
output, with a differential input signal, the voltage
gain of the circuit shown in Fig. 1(b) is given by:
Avd = gmb2(gds3 + gb2 + gL ) (1)
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Fig. 1. (a) Conventional and (b) low voltage bulk-driven differential input stage.
where gb2, gL are the output conductance of the cur-
rent source IB2 and load, respectively. For a common
mode input signal, the corresponding single-ended out-
put voltage gain is given by:
Avc = gmb(gds1 + gb1/2)gm(gL + gds3) (2)
where gb1 is the output conductance of current source
IB1. The single-ended output CMRR of the differential
input stage is therefore given by:
CMRR = Avd
Avc
= gm(gL + gds3)
2(gds3 + gb2 + gL )(gds1 + gb1/2)
(3)
Thus a high CMRR value, comparable to that of a con-
ventional differential pair can be obtained provided
gds1 and gb1 are kept sufficiently small. In order to
achieve a high CMRR, it is important that the dummy
differential pair M1, M2 and the functional differential
pair M3, M4 are accurately matched: common centroid
layout techniques have to be used for this purpose.
Figure 2 shows the complete OTA with the necessary
current mirrors in order to transform the differen-
tial outputs into a single-ended output. A cascode
output stage is used in order to enhance the out-
put resistance of the OTA. In this OTA, (W/L)11 =
(W/L)13, (W/L)12 = (W/L)14, (W/L)9 = (W/L)10.
Thus the effective transconductance of the OTA is given
by:
Gm = gmb3,4 · (W/L)12(W/L)11 (4)
3. Simulation Results
3.1. OTA Simulation Results for the 0.8 µm CMOS
Process Implementation
Figure 3 shows the DC transfer characteristic of the
OTA of Fig. 1(b) for differential bias currents IB1 rang-
ing from 100 nA to 1 µA. The common mode input
voltage was kept at 450 mV, resulting in an input linear
range of around ± 600 mV which is significantly higher
than the value of 60 mV that is typically achievable us-
ing a standard differential pair [5]. This is due to the fact
that the bulk transconductance is lower than the gate
transconductance. Figure 4 shows the corresponding
Gm-value versus frequency plot. Since the differential
pair operates in weak inversion, it can be seen that Gm
is proportional to the bias current, although at high bias
currents some compression is noticed due to the tran-
sistors starting to operate in moderate inversion.
Figure 5 shows the input referred noise plot with
frequency for an IB range from 0.1 to 1 µA. The corre-
sponding thermal noise density range is 2.2 µV/
√
Hz
to 820 nV/
√
Hz. The higher noise value is expected
at low bias currents. When compared to gate-driven
MOS transistors, bulk-driven MOS transistors exhibit
the same channel noise current; however, the input
referred noise for bulk-driven MOS transistors is higher
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Fig. 2. Complete bulk-input OTA.
Fig. 3. DC Transfer characteristics of the OTA for IB = 0.1 to 1 µA.
since the bulk transconductance is lower than the gate
transconductance.
3.2. Second Order LPF Simulation Results
The second order cochlea LPF [5] shown in Fig. 6, us-
ing the proposed OTA was simulated. For this section,
the transfer function is given by:
Vout (s)
Vin(s)
=
( gmτ
C
)2
s2 + s
gmτ
C
gmτ
2gmτ −gmq
+ ( gmτC
)2 =
ω2n
s2 + ωnQ s + ω2n
(5)
where gmτ is the transconductance of OTA1, OTA2 and
gmq is the transconductance of OTA3. In the standard
second order LPF expression, ωn = gmτ /C and Q =
gmτ /(2gmτ −gmq ). Since the input transistors operate in
weak inversion, their transconductance is proportional
to the bias current.
Figure 7 shows the frequency response of the second
order filter for the ω-tuning current (Iω) in the range
5 nA to 1 µA. Using C = 10 pF, the peaking frequency
ranges from 186 Hz to 23 kHz. The Q-tuning current IQ
was kept equal to 1.5 Iω in all cases, resulting in a theo-
retical Q-factor of 2. In practice, the Q-factor obtained
is 1.6: this value is lower than the theoretical value due
130 Grech et al.
Fig. 4. AC response of the OTA for IB = 0.1 to 1 µA, measured using a load resistor of 1 .
Fig. 5. Noise performance of the open circuit OTA for IB = 0.1 to 1 µA.
to the finite input resistance of the driven bulk-input
OTA and also due to the finite output resistance of the
driver OTA itself.
3.3. OTA Simulation Results for the 0.35 µm
CMOS Process Implementation
In order to investigate the possibility of further lowering
the supply voltage, the same OTA architecture was also
characterized using a 0.35 µm CMOS process having
a threshold voltage of around 0.5 V: the transistor gate
widths were kept the same as for the 0.8 µm process,
but the gate lengths were decreased to 1 µm. The DC
transfer characteristics of the OTA, implemented in the
0.35 µm process and operated at a supply voltage of
0.7 V, for the differential pair bias current IB1 ranging
from 100 nA to 1 µA, are shown in Fig. 8. The com-
mon mode input voltage is kept at 350 mV, resulting in
an input linear range of around ±350 mV; this value is
lower than that obtained for the 0.8 µm implementa-
tion, mainly because of the higher W/L ratio used in
this case and the higher intrinsic transconductance (K )
of the 0.35 µm process. Figure 9 shows the correspond-
ing Gm-value versus frequency plot; this plot is very
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Fig. 6. Second order LPF with separate cut-off frequency and Q-
factor tuning.
similar to that obtained for the 0.8 µm process; how-
ever, a higher Gm-value can be observed again because
of the higher values of W/L and K parameter.
Table 1 summarizes the performance of the OTA im-
plemented in the 0.35 µm process, at different supply
Fig. 7. Frequency response of the 2nd order LPF for Iω = 5 nA (left curve) to 1 µA (right curve) with IQ = 1.5 Iω .
voltages with a load capacitance of 0.5 pF, Ibias = 1 µA
and an input common mode voltage set at VDD/2. A
high CMRR is achieved at 0.7 V and 0.8 V even though
a tail current source is not used. At VDD ≥ 0.9 V, bulk
leakage in the input transistors becomes more apprecia-
ble and this results in some degradation of the OTA pa-
rameters mainly the CMRR, together with an increase
in the input offset voltage. Figure 10 shows the varia-
tion of (a) the AC response and (b) the common mode
gain, of the OTA, with different common mode input
voltages with the OTA operated at Ibias = 1 µA and
Vdd = 0.7 V. Results show that for VDD = 0.7 V the
OTA exhibits very little parameter dependence on the
input common mode voltage as regards to its AC perfor-
mance; however, a 15 dB degradation in the CMRR can
be noticed as the common mode voltage is increased
from 0 to 700 mV.
3.4. Third Order Butterworth LPF
Simulation Results
A third order Butterworth filter, based on the second or-
der cochlea LPF, discussed in Section 3.2, followed by
a first order section, and using the OTA implemented in
0.35 µm technology, has been simulated. Figure 11(a)
shows the frequency response of the third order filter for
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Table 1. Simulation results for the 0.35 µm process OTA.
Supply voltage (V) GBW (kHz) DC gain (dB) Phase margin (◦) Slew rate (V/µs) Power (µW) CMRR (dB)
0.7 446 63 67 1 3.5 123
0.8 450 70 65 1.1 4 131
0.9 398 69 66 0.84 4.5 91
1.0 371 63 68 0.83 5 66
Fig. 8. DC Transfer characteristics of the OTA operated at VDD = 0.7 V for IB = 0.1 to 1 µA in steps of 100 µA.
Fig. 9. AC response of the OTA at VDD = 0.7 V for IB = 0.1 µA (lower curve) to 1 µA (upper curve) in steps of 100 nA, measured using a
load resistor of 1 .
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Fig. 10. Variation of the (a) differential gain and phase response and (b) common mode gain with common mode input voltage ranging from
0 to 700 mV.
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Fig. 11. Butterworth LPF implemented using a second order stage followed by a first order stage, for tuning currents swept logarithmically
from 10 nA (left curve) to 1 µA (right curve) for (a) filter capacitors set to 10 pF and (b) parasitic capacitors only.
the ω-tuning current in the range 10 nA to 1 µA. With
the filter capacitors set to 10 pF, the cut-off frequency
ranges from 500 Hz to 38 kHz, with a stop band attenua-
tion of −110 dB. It is evident that the cut-off frequency
is linearly related to the tuning current—this is expected
since the cut-off frequency is proportional to the Gm
of the OTA, which in turn is proportional to the tuning
current if the MOS transistors operate in weak inver-
sion. The same simulation carried out without using
any capacitors, but relying on the bulk input parasitic
and the corresponding results, are shown in Fig. 11(b).
In this case, the cut-off frequency ranges from 1.82 to
200 kHz for the same bias current range; however, the
stop band attenuation is limited to −62 dB, since the
filtering capacitors are of the same order of magnitude
as the other parasitic capacitors in the circuit.
4. Measurement Results for the 0.8 µm
Implementation
The OTA designed using the 0.8 µm process was fabri-
cated and tested. The microphotograph of the test chip
consisting of a single OTA is shown in Fig. 12. Three
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Fig. 12. Microphotograph of the OTA test chip.
Fig. 13. Frequency response (starting from left curve) for IB = 5, 18, 71, 260, 1000 nA, for (a) feedback OTA disabled and (b) feedback OTA
enabled with IQ = 1.5 Iω .
test chips were then wired as a cochlea second order
LPF, with two external 10 pF capacitors, and the corre-
sponding measured frequency responses for IB = 5 nA
to 1 µA are shown in Fig. 13 for (a) feedback OTA dis-
abled, (b) feedback OTA current enabled with IQ = 1.5
Iω. For the case when the feedback OTA is disabled,
the Q-factor is equal to 0.5, resulting in a critically
damped second order filter: in this case the measured
results are very close to the theoretical response. For
the second case, the measured Q-factor of 1.4 is lower
than the theoretical value and is probably influenced by
the leakage current to the bulk inputs of the OTAs.
5. Conclusion
Simulation and test results, for both the 0.8 and 0.35µm
CMOS processes, indicate that the differential pair
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using the bulk terminal as input and the gate terminal
for CMRR control is a feasible solution in the area of
very low voltage applications—operation supply volt-
ages down to 0.7 V is achievable using a process having
a threshold voltage of 0.5 V. When used as the input
stage of an OTA, the differential pair exhibits a wide
linear input range due to its intrinsically low transcon-
ductance value, and is thus applicable to a wide range
of current mode analog signal processing techniques,
where a slight input bias current can be tolerated as
for example in most filtering applications. A second
order Gm-C filter has been implemented using three
bulk-input OTAs and test chip results presented.
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